Processor register
In computer architecture, a processor register is a quickly accessible location available to a digital processor's central processing unit (CPU). Registers usually consist of a small amount of fast storage, although some registers have specific hardware functions, and may be read-only or write-only. Registers are typically addressed by mechanisms other than main memory, but may in some cases be memory mapped.
Almost all computers, whether load/store architecture or not, load data from a larger memory into registers where it is used for arithmetic operations and is manipulated or tested by machine instructions. Manipulated data is then often stored back to main memory, either by the same instruction or by a subsequent one. Modern processors use either static or dynamic RAM as main memory, with the latter usually accessed via one or more cache levels.
Processor registers are normally at the top of the memory hierarchy, and provide the fastest way to access data. The term normally refers only to the group of registers that are directly encoded as part of an instruction, as defined by the instruction set. However, modern high-performance CPUs often have duplicates of these "architectural registers" in order to improve performance via register renaming, allowing parallel and speculative execution. Modern x86 design acquired these techniques around 1995 with the releases of Pentium Pro, Cyrix 6x86, Nx586, and AMD K5.
A common property of computer programs is locality of reference, which refers to accessing the same values repeatedly and holding frequently used values in registers to improve performance; this makes fast registers and caches meaningful.[1] Allocating frequently used variables to registers can be critical to a program's performance; this register allocation is performed either by a compiler in the code generation phase, or manually by an assembly language programmer.
Categories of registers
Registers are normally measured by the number of bits they can hold, for example, an "8-bit register" or a "32-bit register". A processor often contains several kinds of registers, that can be classified according to their content or instructions that operate on them:
- User-accessible registers can be read or written by machine instructions. The most common division of user-accessible registers is into data registers and address registers.
- Data registers can hold numeric values such as integer and, in some architectures, floating-point values, as well as characters, small bit arrays and other data. In some older and low end CPUs, a special data register, known as the accumulator, is used implicitly for many operations.
- Address registers hold addresses and are used by instructions that indirectly access primary memory.
- Some processors contain registers that may only be used to hold an address or only to hold numeric values (in some cases used as an index register whose value is added as an offset from some address); others allow registers to hold either kind of quantity. A wide variety of possible addressing modes, used to specify the effective address of an operand, exist.
- The stack pointer is used to manage the run-time stack. Rarely, other data stacks are addressed by dedicated address registers, see stack machine.
- General-purpose registers (GPRs) can store both data and addresses, i.e., they are combined data/address registers and rarely the register file is unified to include floating point as well.
- Status registers hold truth values often used to determine whether some instruction should or should not be executed.
- Floating-point registers (FPRs) store floating point numbers in many architectures.
- Constant registers hold read-only values such as zero, one, or pi.
- Vector registers hold data for vector processing done by SIMD instructions (Single Instruction, Multiple Data).
- Special-purpose registers (SPRs) hold program state; they usually include the program counter, also called the instruction pointer, and the status register; the program counter and status register might be combined in a program status word (PSW) register. The aforementioned stack pointer is sometimes also included in this group. Embedded microprocessors can also have registers corresponding to specialized hardware elements.
- In some architectures, model-specific registers (also called machine-specific registers) store data and settings related to the processor itself. Because their meanings are attached to the design of a specific processor, they cannot be expected to remain standard between processor generations.
- Memory Type Range Registers (MTRRs)
- Internal registers – registers not accessible by instructions, used internally for processor operations.
- Instruction register, holding the instruction currently being executed.
- Registers related to fetching information from RAM, a collection of storage registers located on separate chips from the CPU:
- Memory buffer register (MBR)
- Memory data register (MDR)
- Memory address register (MAR)
Hardware registers are similar, but occur outside CPUs.
In some architectures, such as SPARC and MIPS, the first or last register in the integer register file is a pseudo-register in a way that it is hardwired to always return zero when read (mostly to simplify indexing modes), and it cannot be overwritten. In Alpha this is also done for the floating-point register file. As a result of this, register files are commonly quoted as having one register more than how many of them are actually usable; for example, 32 registers are quoted when only 31 of them fit within the above definition of a register.
Examples
The following table shows the number of registers in several mainstream architectures. Note that in x86-compatible processors the stack pointer (ESP) is counted as an integer register, even though there are a limited number of instructions that may be used to operate on its contents. Similar caveats apply to most architectures.
Although all of the above listed architectures are different, almost all are a basic arrangement known as the Von Neumann architecture, first proposed by mathematician John von Neumann. It is also noteworthy that the number of registers on GPUs is much higher than that on CPUs.[1][2]
| Architecture | GPRs/data+address registers | FP registers |
Notes |
|---|---|---|---|
| AT&T Hobbit | 0 | stack of 7 | The AT&T Hobbit ATT92010 (around 1992) was a commercial version of the 32-bit CRISP(stack machine) processor with RISC style instruction, inspired by the Bell Labs C Machine project, aimed at a design optimized for the C language, Hobbit has no global registers. Addresses can be memory direct or indirect (for pointers) relative to the stack pointer without extra instructions or operand bits. The cache is not optimized for multiprocessors and FPU is consist with custom ASIC design in IEEE standard.[3] |
| Cray-1[4] | 8 scalar data, 8 address | 8 scalar, 8 vector (64 elements) | Scalar data registers can be integer or floating-point; also 64 scalar scratch-pad T registers and 64 address scratch-pad B registers |
| 4004[5] | 1 accumulator, 16 others | 0 | Register A is for general purpose, while r0–r15 registers are for the address and segment. |
| 8008[6] | 1 accumulator, 6 others | 0 | The A register is an accumulator to which all arithmetic is done; the H and L registers can be used in combination as an address register; all registers can be used as operands in load/store/move/increment/decrement instructions and as the other operand in arithmetic instructions. There is no FP unit available. |
| 8080[7] | 1 accumulator, 6 others | 0 | Plus a stack pointer. The A register is an accumulator to which all arithmetic is done; the register pairs B+C, D+E, and H+L, can be used as address registers in some instructions; all registers can be used as operands in load/store/move/increment/decrement instructions and as the other operand in arithmetic instructions. Some instructions only use H+L; another instruction swaps H+L and D+E. There is no FP unit available. |
| iAPX432 | 0 | stack of 6 | The iAPX 432 was referred to as a micromainframe, designed to be programmed entirely in high-level languages. The instruction set architecture was also entirely new and a significant departure from Intel's previous 8008 and 8080 processors as the iAPX 432 programming model was a stack machine with no visible general-purpose registers. It supported object-oriented programming, garbage collection and multitasking as well as more conventional memory management directly in hardware and microcode. Direct support for various data structures was also intended to allow modern operating systems to be implemented using far less program code than for ordinary processors |
| 16-bit x86[8] | 8 | stack of 8 (if FP present) | 8086/8088, 80186/80188, 80286, with 8087, 80187 or 80287 for floating-point, with an 80-bit wide, 8 deep register stack with some instructions able to use registers relative to the top of the stack as operands; without 8087/80187/80287, no floating-point registers |
| IA-32[9] | 8 | stack of 8 (if FP present), 8 (if SSE/MMX present) | 80386 required 80387 for floating-point, later processors had built-in floating point, with both having an 80-bit wide, 8 deep register stack with some instructions able to use registers relative to the top of the stack as operands. The Pentium III and later had the SSE with additional 128-bit XMM registers. |
| x86-64[10][9] | 16 | 16 | FP registers are 128-bit XMM registers, later extended to 256-bit YMM registers with AVX. |
| Xeon Phi[11] | 16 | 32 | Including 32 256/512-bit ZMM registers with AVX-512 |
| Geode GX | 1 data, 1 address | 8 | Geode GX/Media GX/4x86/5x86 is the emulation of 486/Pentium compatible processor made by Cyrix/National Semiconductor. Like Transmeta, the processor had a translation layer that translated x86 code to native code and executed it. It does not support 128-bit SSE registers, just the 80387 stack of eight 80-bit floating point registers, and partially support 3DNow! from AMD. The native processor only contains 1 data and 1 address register for all purpose and translated into 4 paths of 32-bit naming register r1 (base), r2 (data), r3 (back pointer), and r4 (stack pointer) within scratchpad sram for integer operation and uses the L1 cache for x86 code emulation(note that it's not compatible with some 286/386/486 instructions in real mode). Later the design was abandoned after AMD acquired the IP from National Semiconductor and branded it with Athlon core in embedded market. |
| SunPlus SPG | 0 | 6 | A 16-bit wide, 32-bit address space stack machine processor that made from Taiwanese semiconductor called "Sunplus", it can be found on Vtech's v'smile line for educational purpose and video game console like Mattel hyperscan, XaviXPORT. it does lack any general purpose register or internal register for naming/renaming but its Floating Point Unit has 80-bit 6 stage stack. |
| VM Labs Nuon | 0 | 1 | a 32-bit stack machine processor that developed by VM labs for specialized on multimedia purpose. It can be found on the company's own Nuon DVD player console line and Game Wave Family Entertainment System from ZaPit games. The design was heavy influence by Intel's MMX technology, it contained an 128 bytes unified stack cache for both vector and scalar instructions. the unified cache can be divided as 8 128-bit vector register or 32 32bit SIMD scalar register through bank renaming, no integer register found in this architecture. |
| Nios II[12][13] | 31 | 8 | Nios II is based on MIPS IV instruction set and has 31 32-bit GPRs, with register 0 being hardwired to zero and 8 64-bit floating point registers |
| Motorola 6800[14] | 2 data, 1 index | 0 | Plus a stack pointer |
| Motorola 68k[15] | 8 data (d0-d7), 8 address (a0-a7) | 8 (if FP present) | Address register 8 (a7) is the stack pointer. 68000, 68010, 68012, 68020, and 68030 require an FPU for floating point; 68040 had FPU built in. FP registers are 80-bit. |
| SH 16-bit | 1 | 6 | |
| Emotion Engine | 4 | 32 SIMD + 32 Vector | The Emotion Engine's main core contains four entries 32-bit general-purpose registers for integer computation and 32 entries 128-bit SIMD registers for storing SIMD instruction, streaming data value and some integer caculation value. one accumulator register for connecting general floating-point computation to vector register file on co-processor. The coprocessor is built via 32 entries 128-bit vector register file(can only store vector value that pass from accumulator in cpu. ) and no integer register is built in. Both vector co-processor(VPU 0/1) and emotion engine main processor are built based on modified MIPS instructions set. Accumulator in the this case is not general purpose but control status. |
| CUDA | 1 | 8/16/32/64/128 | Each CUDA core contains a single 32/64-bit integer data register while the floating point unit contains a much larger number of registers:
|
| IBM/360 | 16 | 4 (if FP present) | This applies to S/360's successors, System/370 through System/390; FP was optional in System/360, and always present in S/370 and later. In processors with the Vector Facility, there are 16 vector registers containing a machine-dependent number of 32-bit elements.[16] |
| z/Architecture | 16 | 16 | 64-bit version of S/360 and successors |
| MMIX[17] | 256 | 256 | An instruction set designed by Donald Knuth in the late 1990s for pedagogical purposes. |
| NS320xx[18] | 8 | 8 (if FP present) | |
| Xelerated X10 | 1 | 32 | a 32/40 bit stack machine based network processor with modified MIPS instruction and 128 bit floating point unit. |
| Parallax Propeller | 0 | 2 | An eight core 8/16 bit sliced stack machine controller with simple logic circus inside, have eight cog counter(core) and each contain three 8/16 bit special control registers with 32 bit x 512 stack ram however it does not carrying any general register for integer purpose. unlike most of shadow register file in modern processor and multi core system, all these stack ram in cog can be accessed in instruction level which all these cog can act as one big single general purpose core if necessary. Floating point unit is external and it contain two 80 bit vector register. |
| Itanium | 128 | 128 | And 64 1-bit predicate registers and 8 branch registers. The FP registers are 82-bit. |
| SPARC | 31 | 32 | Global register 0 is hardwired to 0. Uses register windows. |
| IBM POWER | 32 | 32 | And 1 link and 1 count register. |
| Power Architecture | 32 | 32 | And 1 link and 1 count register. Processors supporting the Vector facility also have 32 128-bit vector registers, |
| Blackfin | 8 | 16 | containing two external uncore 40 bit accumulator, but non are general purpose. Support 64 bit RISC architecture ISA, vector register are 256 bit. |
| IBM Cell SPE | 128 | 128 GPRs, which can hold integer, address, or floating-point values[19] | |
| Alpha | 31 | 31 | Registers R31 (integer) and F31 (floating-point) are hardwired to zero. |
| 6502 | 1 data, 2 index | 0 | 6502's content A (Accumulator) register for main purpose data store and memory address (8-bit data/16-bit address), X,Y are indirect and direct index registers (respectively) and SP register are specific index only. |
| W65C816S | 1 | 0 | 65C816 is the 16-bit successor of the 6502. X,Y, D (Direct Page register) are condition register and SP register are specific index only. main accumulator extended to 16-bit (B) while keep 8-bit (A) for compatibility and main register can now address up to 24-bit (16-bit wide data instruction/24-bit memory address). |
| 65k | 1 | 0 | Direct successor of 6502, 65002 only content A (Accumulator) register for main purpose data store and extend data wide to 32-bit and 64-bit instruction wide, support 48-bit virtual address in software mode, X,Y are still condition register and remain 8-bit and SP register are specific index but increase to 16-bit wide. |
| MeP | 4 | 8 | Media-embedded processor was a 32 bit processor developed by toshiba, a modded 8080 instruction set with only A, B, C, D register available through all mode(8/16/32 bit) and incompatible with x86, however it contain 80 bit floating point unit that is x87 compatible. |
| PIC microcontroller | 1 | 0 | |
| AVR microcontroller | 32 | 0 | |
| ARM 32-bit | 14 | Varies (up to 32) | r15 is the program counter, and not usable as a GPR; r13 is the stack pointer; r8-r13 can be switched out for others (banked) on a processor mode switch. Older versions had 26-bit addressing,[20] and used upper bits of the program counter (r15) for status flags, making that register 32-bit. |
| ARM 64/32-bit[21] | 31 | 32 | Register r31 is the stack pointer or hardwired to 0, depending on the context. |
| MIPS | 31 | 32 | Register 0 is hardwired to 0. |
| Epiphany | 64 (per core)[22] | Each instruction controls whether registers are interpreted as integers or single precision floating point. Architecture is scalable to 4096 cores with 16 and 64 core implementations currently available. | |
Register usage
The number of registers available on a processor and the operations that can be performed using those registers has a significant impact on the efficiency of code generated by optimizing compilers. The Strahler number of an expression tree gives the minimum number of registers required to evaluate that expression tree.
See also
References
- 1 2 "A Survey of Techniques for Designing and Managing CPU Register File". Concurrency and Computation. Wiley. 2016. doi:10.1002/cpe.3906.
- ↑ "A Survey of Techniques for Architecting and Managing GPU Register File", IEEE TPDS, 2016
- ↑ "great microprocessor of the past and present". cpushock. April 2006.
- ↑ "Cray-1 Computer System Hardware Reference Manual" (PDF). Cray Research. November 1977.
- ↑ "MCS-4 Micro Computer Set Users Manual" (PDF). Intel. February 1973.
- ↑ "8008 8 Bit Parallel Central Processor Unit Users Manual" (PDF). Intel. November 1973. Retrieved January 23, 2014.
- ↑ "Intel 8080 Microcomputer Systems User's Manual" (PDF). Intel. September 1975. Retrieved January 23, 2014.
- ↑ "80286 and 80287 Programmer's Reference Manual" (PDF). Intel. 1987.
- 1 2 "Intel 64 and IA-32 Architectures Software Developer Manuals". Intel.
- ↑ "AMD64 Architecture Programmer's Manual Volume 1: Application Programming" (PDF). AMD. October 2013.
- ↑ "Intel Xeon Phi Coprocessor Instruction Set Architecture Reference Manual" (PDF). Intel. September 7, 2012.
- ↑ "Nios II Classic Processor Reference Guide" (PDF). Altera. April 2, 2015.
- ↑ "Nios II Gen2 Processor Reference Guide" (PDF). Altera. April 2, 2015.
- ↑ "M6800 Programming Reference Manual" (PDF). Motorola. November 1976. Retrieved May 18, 2015.
- ↑ "Motorola M68000 Family Programmer's Reference Manual" (PDF). Motorola. 1992. Retrieved June 13, 2015.
- ↑ "IBM Enterprise Systems Architecture/370 and System/370 - Vector Operations" (PDF). IBM. Retrieved January 5, 2014.
- ↑ "MMIX Home Page".
- ↑ "Series 32000 Databook" (PDF). National Semiconductor.
- ↑ "Synergistic Processor Unit Instruction Set Architecture Version 1.2" (PDF). IBM. January 27, 2007.
- ↑ "Procedure Call Standard for the ARM Architecture" (PDF). ARM Holdings. 30 November 2013. Retrieved 27 May 2013.
- ↑ "Procedure Call Standard for the ARM 64-bit Architecture" (PDF). ARM Holdings. 22 May 2013. Retrieved 27 May 2013.
- ↑ "Epiphany Architecture Reference" (PDF).
This article is issued from Wikipedia - version of the 11/21/2016. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.