Microvia

Microvias are used as the interconnects between layers in high density interconnect (HDI) substrates and printed circuit boards (PCBs) to accommodate the high input/output (I/O) density of advanced packages. Driven by portability and wireless communications, the electronics industry strives to produce affordable, light, and reliable products with increased functionality. At the electronic component level, this translates to components with increased I/Os with smaller footprint areas (e.g. flip-chip packages, chip-scale packages, and direct chip attachments), and on the printed circuit board and package substrate level, to the use of high density interconnects (HDIs) (e.g. finer lines and spaces, and smaller vias).

Overview

IPC standards [1][2] define microvias as blind or buried vias with a diameter equal to or less than 150 μm. With the advent of smartphones and hand-held electronic devices, microvias have evolved from single-level to stacked microvias that cross over multiple HDI layers. Sequential build-up (SBU) technology is used to fabricate HDI boards. The HDI layers are usually built up from a traditionally manufactured double-sided core board or multilayer PCB. The HDI layers are built on both sides of the traditional PCB one by one with microvias. The SBU process consists of several steps: layer lamination, via formation, via metallization, and via filling. There are multiple choices of materials and/or technologies for each step.[3]

Microvias can be filled with different materials and processes:[4] (1) filled with epoxy resin (b-stage) during a sequential lamination process step; (2) filled with non-conductive or conductive material other than copper as a separate processing step; (3) plated closed with electroplated copper; (4) screen printed closed with a copper paste. Buried microvias are required to be filled, while blind microvias on the external layers usually do not have any fill requirements.[5] A stacked microvia is usually filled with electroplated copper to make electrical interconnections between multiple HDI layers and provide structural support for the outer level(s) of the microvia or for a component mounted on the outermost copper pad.

Microvia reliability

The reliability of HDI structure is one of the major constraints for its successful widespread implementation in the PCB industry. Good thermo-mechanical reliability of microvias is an essential part of HDI reliability. Many researchers and professionals have studied the reliability of microvas in HDI PCBs. The reliability of microvas depends on many factors such as microvia geometry parameters, dielectric material properties, and processing parameters.

Microvia reliability research has focused on experimental assessment of the reliability of single-level unfilled microvias, as well as finite element analysis on stress/strain distributions in single-level microvias and microvia fatigue life estimation. Microvia failures identified from the research include interfacial separation (separation between the base of the microvia and the target pad), barrel cracks, corner/knee cracks, and target pad cracks (also referred to as microvia pull out). These failures result from the thermomechanical stresses caused by coefficient of thermal expansion (CTE) mismatch, in the PCB thickness direction, between the metallization in a microvia structure and the dielectric materials surrounding the metal. The following paragraph highlights some of the microvia reliability research.

Ogunjimi et al.[6] looked at the effect of manufacturing and design process variables on the fatigue life of microvias, including trace(conductor) thickness, layer or layers of the dielectric around the trace and in the microvia, via geometry, via wall angel, ductility coefficient of the conductor material, and strain concentration factor. Finite element models were created with different geometries, and ANOVA method was used to determine the significance of the different process variables. The ANOVA results showed that the strain concentration factor was the most important variable, followed with the ductility factor, metallization thickness, and via wall angle. Prabhu et al.[7] conducted a finite element analysis (FEA) on an HDI microvia structure to determine the effect of accelerated temperature cycling and thermal shock. Liu et al.[8] and Ramakrishna et al.[9] conducted liquid-to-liquid and air-to-air thermal shock testing, respectively, to studied the effect of dielectric material properties and microvia geometry parameters, such as microvia diameter, wall angle and plating thickness, on microvia reliability. Andrews et al.[10] investigated single-level microvia reliability using IST (interconnect stress test), and considered the effect of reflow cycles of lead-free solder. Wang and Lai [11] investigated the potential failure sites of microvias using finite element modeling. They found that filled microvias have a lower stress than unfilled microvias. Choi and Dasgupta introduced microvia non-destructive inspection method in their work.[12]

Although most microvia reliability research focuses on single-level microvias, Birch [4] tested multiple-level stacked and staggered microvias using IST test. Weibull analysis on the test data showed that single- and 2-level stacked microvias last longer than 3- and 4-level microvias (e. g. 2-level stacked microvias experienced about 20 times more cycles to failure than 4-level stacked microvias).

Microvia voiding and its effect on thermomechanical reliability

a cross-section view of a microvia with a void

One challenge for high density interconnect board development, is to fabricate reliable microvias, especially for stacked microvias, without resulting in incomplete filling, dimples, or voids in the copper plating process.[13] The authors of [13] have been investigating the risk of microvias in terms of voids and other defects using both experimental testing and finite element analysis. They found that incomplete copper filling increases the stress levels in microvias and hence decreases microvia fatigue life. As for voids, different voiding conditions, such as different void sizes, shapes, and locations result in different effects on microvia reliability. Small voids of a spherical shape lightly increase the microvia fatigue life, but extreme voiding conditions greatly reduce the duration of microvias. This team is currently developing a qualification method that the electronics industry can use to assess the risks with using an HDI circuit board that employs microvias.

References

  1. ↑ IPC/JPCA-2315, “Design Guide for High Density Interconnects (HDI) and Microvias,” June 2000
  2. ↑ IPC-2226, “Sectional Design Standard for High Density Interconnect (HDI) Printed Boards,” April 2003
  3. ↑ Happy Holden et al., The HDI Handbook, 1st Edition. Available from: http://www.hdihandbook.com/
  4. 1 2 B. Birch, “Reliability Testing for Microvias in Printed Wire Boards”, Circuit World, Vol. 35, No. 4, pp. 3 – 17, 2009
  5. ↑ IPC-6016, “Qualification and Performance Specification for High-density Interconnect (HDI) Structures,” May 1999
  6. ↑ A. O. Ogunjimi, S. Macgregor, and M. G. Pech, “The effect of manufacturing and design process variabilities on the fatigue file of the high density interconnect vias,” Journal of Electronics Manufacturing, Vol. 5, No. 2, Jule 1995, pp. 111-119
  7. ↑ A. S. Prabhu, D. B. Barker, M. G. Pecht, J. W. Evans, W. Grieg, E. S. Bernard, and E. Smith, “A Thermo-Mechanical Fatigue Analysis of High Density Interconnect Vias,” Advances in Electronic Packaging, Vol. 10, No. 1, 1995
  8. ↑ F. Liu, J. Lu, V. Sundaram, D. Sutter, G. White and D. F. Baldwin, and Rao R, “Reliability Assessment of Microvias in HDI Printed Circuit Board”, IEEE Transactions on Components and Packaging Technologies, Vol. 25, No. 2, June 2000, pp. 254-259
  9. ↑ G. Ramakrishna, F. Liu, and S. K. Sitaramana, “Experimental and Numerical Investigation of Microvia Reliability”, The Eighth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, 2002, pp. 932 – 939
  10. ↑ [14] P. Andrews, G. Parry, P. Reid, “Concerns in the Lead Free Assembly Environment”, 2005
  11. ↑ T. Wang and Y. Lai, “Stress Analysis for Fracture Potential of Blind Via in a Build-up Substrate,” Circuit World, Vol. 32, No. 2, 2006, pp: 39-44
  12. ↑ C. Choi and A. Dasgupta, Microvia Non-Destructive Inspection Method, Proceedings of ASME International Mechanical Engineering Congress and Exposition, Vol. 5, 2010, pp. 15-22.
  13. 1 2 Y. Ning, M. H. Azarian, and M. Pecht, Simulation of the Influence of Manufacturing Quality on Thermomechanical Stress of Microvias, IPC APEX 2014 Technical Conference, March 25–27, 2014
This article is issued from Wikipedia - version of the 2/13/2016. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.