Machine Check Architecture
In computing, Machine Check Architecture (MCA) is an Intel mechanism in which the CPU reports hardware errors to the operating system.
Intel's Pentium 4, Intel Xeon, P6 family processors as well as the Itanium architecture implement a machine check architecture that provides a mechanism for detecting and reporting hardware (machine) errors, such as: system bus errors, ECC errors, parity errors, cache errors, and translation lookaside buffer errors. It consists of a set of model-specific registers (MSRs) that are used to set up machine checking and additional banks of MSRs used for recording errors that are detected.[1]
See also
- Machine Check Exception (MCE)
- High availability
- Reliability, availability and serviceability (computer hardware)
- Windows Hardware Error Architecture (WHEA)
References
External links
- Intel 64 and IA-32 Architectures Software Developer's Manuals
- Microsoft's article on Itanium's MCA
- Linux x86 daemon for processing of machine checks
This article is issued from Wikipedia - version of the 8/30/2015. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.